BARC interview questions ECE

April 2, 2018 | Author: Azmath Moosa | Category: Operational Amplifier, Arm Architecture, Amplifier, Resistor, Analog To Digital Converter


Comments



Description

they will call on roll number wise...on my day there were around 50 EC people....reporting time is same for all 8:30 .. upon calling they will verify our certificates and all...(IMP: carry the Zerox copy of Tickets for reimbursement) after verificication They will give us one slip we have to carry that slip to another building nearby.....NBC hostel.... we can have lunch in that hostel if we got the slip at 12:00 ...the cost is very less but you have to stand in a long quee... in that hostel....11th floor is for electronics... there are six electronics committes...with six interviewers in each committe... HARI KRISHNA BOYAPATI - Jun 17, 2009 i was called for the first committe ..... they started questions with..... when you came..and where were u staying....and then moving to technical.......they have asked me to say the FIVE subj which i feel comfortable... i said 1.microprocessors 2.digital electronics 3.communication 4.elec devices. 5.control systems they have noted down on paper.. one person from group started with digital what is fanout and fanin ? what is the TTL typical fanout? then they have asked me to draw totempole circuit...../// what is the difference between synchronous and ripple counter ..? where synchronous circuits are used and where asynchronous are used? what is the advantage of synchronous than asynchronous? then they move on to EDC HOW LED emits light ? can you design a LED controlled by a switch with transistors? they moved to 555 timer and oscillator basic... draw equvelent ckt of opamp...one problem has been given and find out gain? then from control what is the order of the system? design a electronic circuit for given transfer function??impulse response and step response of system draw the bode plot for given transfer function? then lastly they have given one design problem...drawn two pulses and asked me ...how will you findout the time difference between pulses...? my interview is about one and half anhour ........inbetween if you dont now the answer they will give some clues....finally i have not been given a medical slip........on that day two persons are given medical slips.....if we get the medical slip we were selected and ..................then dont forget to collect TA...ALL THE BEST FOR ALL....PREPARE WELL AND make opamps as one of your fav subject.. Nagarjuna....... keep smiling it costs nothin - Jun 18, 2009 my interview experience.... hi...first of all i would thank vicky sir and sandeep sir for the guidance.....they r doing fabulous job... My interview was on june 16th at IGCAR Kalpakkam....... First there was documents verification...we were given a form to fill details and all.....after documents verification is done....they call u for interview..... My interview lasted for about 1hr15mins..... They asked me which were my favorite subjects....(u need to tell 5)....mine were Network Theory, EDC, Digital, Controls, Analog circuits........ They asked questions from these subjects only.....but they go indepth......indepth means it can be subject oriented or practical application oriented........so b prepared to c some surprising questions......on the whole it was a good experience....the panel is very cooperative and give u ample amount of hints......if u can present ur ideas well and have good subject knowledge, then i feel u can make it......if u do well then u r given medical examination slip.....which means u r selected for sure....... what happened to me was.....after the interview i was asked to wait for 2 minutes.....(i dont know what happened behind the door)......after that i was asked to leave......i did not get the medical test slip...... any ways....thats it from my side.....all the best $h@r!y@s Stay Hungry Stay Foolish!!! - Jun 26, 2009 Interview date: 25th June Location: BARC Mumbai Duration:1.30hrs Status: Not Qualified Interview started with a brief discussion on my BE project(duration:5-10min appx) 5 fav sub: 1.Analog integrated circuits 2.VLSI 3.Digital design 4.Semiconductor Devices 5.Power Electronics Following Questions were asked: 1. Differentiator circuit using opamp?(ckt diag,waveform,explaination & if..then sort of a Questions were asked) 2. wht is virtual ground? 3. Draw a ckt 2 implement V=V1+V2? 4. An opamp config was given with -ve feedback.In the feedback path two diodes were connected in parallel with reverse polarity.A triangular wave was given at the i/p . Q was explain the ckt with o/p waveform?Counter questions were also asked based on the solution given. 5.wht is backend technology?VLSI uses backend/frontend? 6.wht is DRC checker? 7. xpln CMOS fabrication steps? 8.types of oxidation process?what is the temp at which wet oxidation is carried out? 9.wht type of etching is used during photolithography process? 10.wht does 1nm technology specify?and few other related stuffs? 11.Draw 4-bit ring counter and explain its working with waveforms?(For everything u write in paper counter questions will always b asked.So b strong with ur basics & b clear with wht u r putting down.Q & A went for nearly 8-10min) 12.Draw a BJT ckt which acts as a switch?why is Vce(sat)=0.2V? what will happen if resistor is connected in between emitter & ground pt & many other related Q? 13. Draw ckt diag of a tubelight?How is it functioning? 14. How does ur fan regulator works?wht is being changed?how does it control the fan speed? 15.xpln the pts in an electrical socket?what is shown in the CRO if probes of the CRO are inserted in the two live wires?wht if one is connected to earth? 16.Hw does a TESTER work?Explain its general operation?will the LED glow if the end is contacted wearing ur slippers? 17. An electrician who comes to do ne electric work always has a bulb & a socket in his kit.when he connects one end of the wire to the line & other to neutral wht happens? will the bulb glow?wht happens when it is connceted betwen line & earth? If the bulb glows brightly wht does he understands?If it glows dim wht he concludes? fuffffffff... Thats it.. Btw i am a OCES candidate.. Got the level of interview rite... So prepare accordingly... My suggestion whatever subject u do it deeply.Clear ur Basics as much as u can. If & else type question will always be asked whenver u ans to a Q so b prepared. Think from a practical application point of view too. The Questions actually make u think like Engineers & once u ans all of those u will b proud to b actually an Engineer. All the Best to all.... give ur Best shott... Anne Siva Rama - Jul 3, 2009 Sorry for the delay...... my BARC interview was over on 23rd.... being an experienced person....they asked me about my working level knowledge.... they have not left the analog electronics part...... first it started with personal experience 1. which ARM processor used? 2. what is the main difference between ARM and ordinary controller? 3. main differnce between RISC and CISC? 4. explain about the pipeline structure in ARM? 5. draw the 3stage pipeline of ARM controller and how each instruction get executed in one cycle? 6. What is the main aim of RISC other than fast exectuion? 7. what do u mean by POWER PC? 8. ARM is having how many modes of operation? 9. whether 16 bit is best or 32 bit mode is best? if so y it is best? 10. main advantage of 16 bit compare to 32 bit after that main disadvantage? 11. which CPLD u have used? 12. main difference between CPLD and FPGA other than large macro cells advantage of FPGA? 13. what RTOS used? RTX-51 tiny or full..... 14. RTOS significance and when u have to go for RTOS? 15. when do u need semaphores and what kind of semaphores RTX-51 provided? 16. write a code for mutex impl in RTX-51? 17. How the mail boxes implemented in RTX-51, capacity of mail box and process used for sending mail ? 18. what kernel consists? 19. what kind of scheduling used and when can u configure scheduling time? 20. two fast tasks having same priority how scheduling acts that time? 21. typical scheduling time u have provided in ur project? 22. synthesiser means what? 23. how can u multiply the frequency not up convertion by mixer only multiplier? 24. i drew the PLL multiplier mode of operation..... 25. what is the output of the phase detector? 26. y LPF is required in between PD and VCO? 27. how phase synchronisation can lead to frequency stabilization? 28. how many types of frquency dividers are there? 29. what DDS chip is used in ur project? 30. how it works? 31. what is the memory capacity (ROM) in DDS chip for frequency map table? 32. ok now forget about ur experience, can u design a amplifier with opamp.... 33. after design can u prove it for gain relation? 34. how virtual ground will come in picture between two terminals even then high input impedance? 35. what are the typical values of resistors for gain of 10? 36. whay cant be 10 and 1 ohms? 37. whats the problem with low resistances? 38. whats the problem with high resistances like 10M ohms and 100Mohms? 39. what is the typical output sinking current of 741 Opamp? 40. that is the limiting factor of low resistances? 41. if i remove feedback resistor and put a capacitor there what happens how cicuit behaves? 42. for a step input what is the output expected and y is it so? 43. prove it with mathematics? 44. what will happen if u connect a capacitor with ideal constant current source? 45. what happens when resistor is there in between? 46. how long it will charge? 47. what do u mean by capcity? 48. for 10micro farad capacitor wha is the capacity? 49. if u know the capacity how much is the energy? 50. what kind of energy? 51. and if i connect a resistor and ground through a charged capacitor what j=kind of energy resistor consume? 52. three not gates cascaded and first gate coneected to a 5v supply through a resistor what is the output? 53. what is the frquency at which rate it oscillates? 54. how will u control a 230V operated tube light through micro controller? 55. what relay contains? 56. how much power relay consumes? 57. how much micro controller port can drive and sink? 58. what buffer contains? 59. what are the drivers available? 60. what are the buffers used 74 series? 61. how many TTL configurations are there? 62. draw the totem pole TTL output configuration? 63. what is the typical fan out of TTL? 64. fan out is specified for driving capability? 65. then what happens in zero output conditions? 66. if i use more than specified fan out what happens for 1 output and zero output? 67. for zero out put what are the adverse effects? 68. which spec will call for transistor sinking current? 69. what happens if u allow more than specified sink current? 70. what kind of malfunction u expect if transistor heat prperly matched and is cooled with extra fan? 71. what are the steps follwed for the IV&V? 72. what is the difference between V&V? 73. when SRS come in to picture? either in Verification part or validation part? 74. how do u validate? 75. SRS and SDD how they are connceted? 76. what kind of report do u prepare after completion of IV&V? 77. have u done any root cause analysis? 78. what kind of testing u do? 79. what do u mean by regression testing? 80. for black box testing you consider SRS or SDD? 81. how many universities offers this course? 82. what course material they have given to u? 83. how much is the fees for your course? 84. how u have studied with out classes? 85. what are the labs do u have in each year? 86. unfortunately nothing about my project, even then i have shown report? 87. have u applied for higher postion in DRDO? Final Conclusion Actually my interview duration was about....1hour 45 minutes,...... in between i went wrong with sudden analog questions.........it took some time to recover (only 15 minutes)......i dont like this analog subject....but what to do they did not asked my favourite subjects...they them self started..... but later i could recover and answer well in remaining topics.......... but i feel damage is damage.....they did not give medical slip to me.........that to after discussing 10 minutes........ Bad luck.....but it was nice experience......all the best to all ppl who got selected....... pawan kumar g... stay hungry,stay foolish!!!! hi.....tis is pawan,hyd..... my int date 30 june,kalpakkam....... duration:30 min first intro(2 min).....then they asked my fav subs..... i said....networks,controls,communications,digital..... they started wit networks... -----they gave a network n have to find current through particular resistor at t=0+;0-; t infinite.....(transients problem) ; -----equivalent potential btw two points 4 given network... -----they gave i/p and o/p wave forms .....we hav to design circuit(clampers problem).... then they asked about pll.....diagram;lock range,capture range....which is greater?? in digital probs on counters....(practical Qs);flash type A-D conv block diag.... and some Qs on micro processors ....8085,8086 .....data lines,address lines,address locations,some progs......etc interview was easy ....but i didnt prepared 4 interview...... they r very cool n helping.......(8 members in my panel) on tat day out of 16 people frm ece,one person got medical slip..... so prepare well..........just go through basics n be perfect in 5 subs...tats enough to crack this interview............. all the best........ thanks to tis community n specially vicky sir 4 ur support..... ushnish mines, India shines - Jul 5, 2009 MY INTERVIEW WAS ON JULY 1,BARC,MUMBAI. FOR EVERYONE'S CONVENIENCE,MY NAME IS USHNISH. AT THE INTERVIEW,I GAVE MY 5 FAVORITE SUBJECTS AS: 1.DIGITAL ELECTRONICS 2.MICROPROCESSORS 3.CONTROL SYSTEMS 4.DIGITAL SIGNAL PROCESSING 5.ANALOG COMMUNICATION I WAS ASKED TO DESIGN A CKT THAT TAKES A 1KHZ CLK AND OUTPUTS A 500HZ CLK USING ONLY D FLIPFLOP.I WAS ALSO TOLD TO DESIGN A DIGITAL CIRCUIT THAT WILL EXTRACT POSITIVE EDGES OF A CLOCK.I WAS ASKED THE DIFFERENT TYPES OF ADC AND ALSO MENTIONING WHICH IS THE FASTEST ADC.I WAS ALSO ASKED TO DESCRIBE THE OPERATION AND VERY DETAILED QUESTIONS ABOUT A SUCCESSIVE APPROXIMATION TYPE ADC.THEN I WAS ASKED TO INTERFACE A 8BIT ADC WITH A 8085 MICROPROCESSOR WITHOUT USING 8255.I HAD TO DRAW THE TIMIG DIAGRAM OF THE ENTIRE INTERFACING PROCESS,INCLUDING STATUS OF ALL CONTROL SIGNALS.THEN I WAS GIVEN SOME TRANSFER FUNCTIONS AND ASKED TO DRAW THE ROOTLOCUS AND FORWARD ANY COMMENTS ON THEM.USING ROOTLOCUS I WAS ASKED TO DEFINE GAIN CONSTANT OF THE SYSTEM SUCH THAT IT WOULD HAVE A DAMPING RATIO OF 0.5 FROM DSP,I WAS ASKED ON WAYS TO INCREASE SNR OF A SIGNAL. HOWEVER I WAS NOT ASKED ANY QUESTION ON COMMUNICATION,INSTEAD,THEY ASKED QUESTIONS ON ANALOG ELECTRONIC CIRCUITS. MY INTERVIEW LASTED FOR ABOUT 1 HR 30 MINS AND I WAS GIVEN THE MEDICAL SLIP. BEST OF LUCK TO ALL. tanooo out cold - Jul 8, 2009 Hi started with simple q 1.draw an amp with gain of -10 2.gain of +10 3.is this gain fixed or variable....what is the purpose of resistors? 4.draw an LPF ? I drew a passive LPF followed by active op amp 5.draw the LPF as an active part of the circuit I drew a cap in the feed back path along with R 6.They asked to draw Bode plot and give magnitude at cut off freq? 7.gave a common mode op amp circuit and CMRR asked me to get the common mode gain ( was helped here but got the ans - its like u hav to find the diff gain by superposition) 8.they asked to design a dynamic A to D converter with pass band of som Khz ..only block diag 9.design a circuit to get the distance between two ttl pulses in micro sec? (counter with toggle flip flop-I missed the toggle flip flop here..it is used to set and reset the counter by the two ttl pulses ) 10.they asked me to explain the operation of a quantiser 11.design a oscilloscope with 2 channel digital display sys ...operation of switch as transistor 13.MUX types and operation I cannot recall more than this my interview was for 70 min and was not given the medical slip Manu..." 1-of-A- KiND :) " - Jul 8, 2009 @all First of all, I'm sorry for this too long a delay to post my experience here. The reason was tat I was out-of-station. I am from ECE and had my interview on June 16th. I was the first candidate to the panel tat day. First, I wished the panel a "Good morning" on return the main person of the panel wished me "Good Morning". He then asked me where I was staying and to tell how was the accomodation facilities. Then he asked me tell 5 favourite subjects on which I told: 1) Linear Integrated Circuits 2) Control Systems 3) Signals And Systems 4) Digital Electronics.... they didn't allow me to tell my 5th subject and told me tat 4 subjects are enough now The questions were: LIC 1) Draw a inverting amplifier with gain100 2) Draw a non-inverting amplifier with gain100 3) Draw a differential amplifier with gain100 4) Suppose CMMR of the above differential amplifier is 100 dB then find common mode gain 5) Find the exact output of a differential amplifier Ans: Vo= Ac(V1-V2) + Ad[(V1+V2)/2] 6) Find the common mode v/g of the above differential amplifier. 7) Consider a 10 V dc connected externally b/w inverting and non-inverting terminals of an Op-Amp and a 2.5 V dc connected from NI terminal to GND. Now find the O/p voltage,Common mode voltage and difference mode voltage 8)What is the input impedence of and inverting amplifier? @ all contd... Digital 1) Draw an arrangement to indicate the Selected pin index and output state of a MUX 2) Generate clock signal for a watch (ie., of 1 Hz freq) 3) Generate a 120v 60Hz clock signal ( It can be generated using some High tension transformer and related ckts,but I dont know it) 4) How a stable clock can be generated (using Crystal oscillator) 5) Freq of oscillation of crystal oscillator 6) What is the practical significance of Q-factor 7) Draw the graph for the Q-factor of a series R-L-C ckt 8) What does it really mean by"Increase in" or "Decrease in" Q-factor a ckt? Signals and Systems 1) We have got 3 identical bandlimited s/gs with us...we r reqd to send them one after the other allow'n a specfic delay between each of them. Also we have to code these signal before transmitting 2) What all ckts should be used before an ADC? The interview was for abt 1h 15 mins Abdullah Abdurrehmaan - Jul 9, 2009 Got Medical Slip Hi All, out of 66, 5 got medical slip from Elex. I have two yrs of experience in R&D, they asked me related to tht & argued for around 15min, why i want to quit. They ask me subjects i remeber, 1. Op-amp, 2. Digital 3. EDC, 4. VLSI & 5. Communication They started with some simple ckt but then they kept asking till i required some hints then at the end when i have no further ans then i commented based on experience (stating tht it is merely my comment), they will then switch to other ques. The started with integrator, then drawbacks of simple integrator, then practical integrator, what if const current is used,draw freq response, pole zero plot, then given some input signal draw output with different possibilities, til i started commenting. Then they gave me some pulse and asked me to design digital ckt to expand it 10 times. thenthey asked the alternate methods,and lots of counter questions then on transistors, all configurations of CE amplr, effect of resistence Re, on freq, gain, stability etc. Then on specification sheet of BJT, for such condition what parameter come into picture, ( they took 15min for gain bandwitdh product) They asked me to draw 3 inverters connected in loop(i could recognise it as ring oscillator), the output of ckt freq , drawbacks & uses Then they asked abt oxidation processes, and what if we want more thick oxide layer. Indirect questions on advantages of Modulation, in wired communication & wireless, etc. Few of them were highly impressed and they appreciated tht i remembered lot of things even after 2 yrs. I told them tht i used to help my juniors by solving their doubts. for questions i was not confident, i simply answered, that i have not come across it, or i have no idea abt it. so be honest, do comment atleast if it goes out of reach, but no silly comments & stick to basics. I got the medical slip. Տαη∂hyα ... - Jul 11, 2009 Hello friends.. I had My interview on 9th july.. venue- BARC , MuMbai. I was the first person to be interviewd and was quite nervous. When I entered the interview rooM..the panel MeMbers (5) greeted Me warMly. One of theM asked Me to hand over My Marksheets so he cud have a look and also took the project report i ws carrying. after the initial enquiries.. background,how was the writen test..etc. they asked Me to write down 5 subjects of My interest. One of the MeMbers then started with Analog. i was asked to draw a basic CE aMplifier and asked the function of all the capacitors I hd drawn..coupling,bypass. Then ws asked to explain how i cn say emitter terminal is common when Re is connected. was asked the gain of the amplifier i had made..also was then asked why potential divider biasing. what is Q point..draw the load line..explain the charatcteristis.how do u get the various regions.. Then they proceeded to Opamps and spent a lot of time on it. was asked to draw basic opamp amplifier,wat is gain,derive it.. wat is virtual ground. can u prove it that both r at same potential.. one of the members them gave ve a problem on opamp..to find output whn i/p and gain given,one more on cmrr concept. then proceeded to a precision rectifier..I got stuck here while drwing the ckt,got sm hints bt i realised i hd made sm mistake. the interview continued on the same lines..all basics of diodes,a problem on Rs of a diode. in digital ws asked to design a counter and so forth. the interviewers r very helpful and will provide ample hints,they'll literally get you to the ans. I got nervous after some 50 ins into the interview and ws offered water and tea. :) anyway..towards the end...final half hr..qustions focussed on the project and power electronics. I felt I shud have done better in this half and ws actually feeling quite bad whn i cudnt ans coz the questions were so logical,so valid. I cudnt help but admire the ppl sitting on the opposite side thats all i guess.. the interview lasted fr 1 hr 30 mins appr Տαη∂hyα ... - Jul 11, 2009 After the interview was asked to wait outside for 5 mins.I ws stuffing my marksheets and report in my bag hastily and ws preparing to leave, when a ma'am came and gave me the medical slip....ws on 7th heaven :) looking forward to joining DAE. Thanks to the community members fr all the help.. :) oh.. PS: I was asked about ADCs also.. sry frgot to mention. Raghavan K - Jul 18, 2009 Hello all... This is Raghavan. B.Tech in ECE..2008 passout..GATE score 736..applied for DGFS-09..got medicalslip.. First of all, I express my heartfelt gratitude to Mr. Vicky and his colleagues for providing us with such a wonderful platform...I say this because I got guidance on how to prepare for the intrvw frm this community it has helped me in my selection to some extent.. My interview was on 2nd july @ IGCAR,Kalpakkam.. (I sincerely apologize for the delay in posting my exp. as I was out of town for some days and also busy with some other personal works). Mine was the last interview on that day..was a bit tensed because of that fact.. My intrw panel consisted of 5 ppl..but among them one person was only checking my certificates and all..remaining 4 persons interacted more.. Prior to attending the intrw, i got admission in IIT-KGP but it was not there in the sponsored courses list..So, my first question was on that..IIT or BARC? I said BARC.. Next, they asked me to tell them If I knew what type of questions were being asked by the panel to the previous interviewees..this was a shocker for me.. I said I remember one..they asked me to explain the question and solution..which I did.. Next, I was given a block diagram..i/p is a clk..o/p should b "00","01","11","10"..I was asked to design that 'block'..I instantly said that..they made me derive the solution step by step.. Then, they asked me to pen down 5 of my fav subjects.. I said..(1)Networks (2)EDC (3)Digital Electronics & microprocessor (4)Analog Electronics and (5)Control Systems.. Then..they asked many questions on the 1st question itself... like.. if i want to indicate the "1" and "0" with glowing of a LED..how to do that? These were some of them.. how LED works? how do u drive the LEDs with ur 'block'? do u need any extra ckt. to drive them..if so..design that? how much current does a typical gate o/p be? ans so on... then..some typical questions on TTL logic..voltage levels..fan-in..fan-out and so on... how do u get the power supply for ur gate? then that question was stretched to topics like..a/c generation..conversion to dc..rectification..regulation..zener diode construction and working principles..then they inter-related concepts..like application of feedback in voltage regulators..for all these i was asked to draw the block diagrams..and explanation to their level of satisfaction.. then..they came up with some typical questions on op-amps..like..pin-diagram of 741..design voltage amplifier of a particular gain with an op-amp..inv. and non-inv. config..explain the circuit..how do u get that gain? how can u apply KCL directly at op-amp i/p terminal? ideal op-amp chs..why op-amps are not ideal ? DC defects of op-amp..in a voltage amp. circuit, wat happens if the connections to pins 2 & 3 are exchanged? draw the o/p..? power supply voltage range..saturation conditions, range of resistances in feedback path and i/p terminals etc., then..lpf circuit with op-amp? explain..? draw the o/p for some typical i/ps? lpf with passive components? wat happens if a few resistors/capacitors are added in series/parallel..o/ps for typical i/p signals..etc., then..finally an irregular signal was shown..suppose it is the voltage across a capacitor/ inductor..derive and plot the current waveform in each case.. I was asked to leave aftr that..I went out and was about to leave..then i was asked to wait for 5 min..later, i was given the medical slip..Thank God!..felt really good..can't describe.. They did not ask anything about my project. They asked a few questions inter-relating control systems, analog like feedback concepts..feedback in op-amps..+ve & -ve feedback etc., This was my 4th purely technical interview..though it was the longest (>1 hr.), I enjoyed it the most.. Throughout my interview, I could not re-collect and answer any question in a flash..They made me 'think'..and provided me with enough hints.. My panel was amicable..but some times, I felt that I am no where...I am not upto the standard that they expected..Overall, it was a very gud exp. Once again thanks to all those who helped me either directly or indirectly.. God bless this community and God bless all! SACHIN SOLANKI - Jul 21, 2009 count..... .NOW AT FIRST MY INTERVIEW START ....THERE ARE 7 MEMBER PENAL.FIRST Q. WAS HAVE YOU PREPARE FOR INTERVIEW. 1. I ANSWER TRULLY ..SORRY SIR , MY FINAL YEAR EXAM JUST OVER YESTERDAY. I WAS NOT BRUSH UP A SINGLE SUBJECT BUT I AM STRONG ENOUGH IN BASICS OF ALL ELECTRONICS SUBJECT AND ALSO MY FINAL SEMESTER SUBJECTS. WHAT IS YOUR FINAL SEMESTER SUBJECT??? 2. I TOLD.1. VLSI DESIGN2.MOBILE COMUNICATION 3. TV AND RADAR4.ADVANCE COMUNICATION THEY TOLD ME OK MR. SACHIN WE SHOULD START WITH VLSI BASICS ONE MEMBER TAKE MY FILE FOLDER AND CHEACK MY ACEDMICS. VLSI Q. 1. HOW YOU MAKE INDUCTOR,CAPACITOR,RESISTOR WITH VLSI DESIGN 2. WHAT IS IN/OUT GRAPH OF INVERTER .THAN THEY NEED EXPLAINATION 3. DRAW CIRCUIT DIGARM OF INVERTER... HOW YOU MAKE CLOCK WITH ARANGMENT. 4. ONE MEMBER SAY ...YOU COMPLETE TRANING IN VLSI JUST GIVE FULL FORM OF SPICE SOFTEWARE. HOW IT WORKS. 5.WHAT IS BASIC PROPERTY OF INDUCUTOR IN VLSI POINT OF WIVE. I ANSWER ALL QUESTION . NEXT LEVEL THEY ASKEB ABOUT MOBILE COMMUNICATION 1.HOW YOU TRANSFER SINGAL FROM ONE MOBILE TO OTHER MOBILE 2.WHAT IS CDMA...EXPLAIN 3. FORMULA WORK OF CDMA AND MULTIPLAXING 4. HOW YOU SHOW ALL OTHER SIGNAL IN CDMA IS NOICE ,,,WHICH TYPE OF NOICE?? THEN THEY TOLD ME MR. SACHIN YOU MUST NEED TO SPACIFY TWO-THREE BASIC SUBJECT OF ELECTRONICS. I TOLD SIR, I NOT WELL PREPARE BUT GIVE EQUAL WEIGHT TO ALL SUBJECT IN B.E. LIFE. they say ok and give one wave form and asked basic paramiter use in it. i don't understand qustion and try to solve..then they give me lot of hint ..through hint my mind grapes what they want to asked ..i explain. but this time some less confidance. AFTER THIS THEY GIVE ME A CAPACITOR-RESISTER CIRCUIT AND SAY MAKE OUTPUT OF GIVEN INPUT SQURE WAVEFORM. I MADE WITHING 1 MIN..THEY ASKED ARE YOU SURE. I SAY YES SIR. AFTER THIS THEY ASKED ABOUT ASYNCOUNOUS CIRCUIT 1. HOW YOU MAKE GIVEN DRAW WAVEFORM USING ASYNCOUNOUS COUNTER. 2. DIFF BETWEEN SYNCO OR ASYNCO COUNTER. FINALY THEY SAY OK MR. SACHIN ..I SAY ANY MORE QUSTION SIR....THEY TOLED IT'S ENOUGH...MY INTERVIEW HAVE APPROXIMATE 2 HOUR. IT'S A GREAT EXPERIENCE. AFTER INTERVIW I THINK I WAS NOT WELL ...AND WATING FOR GO TO HOME ...AFTER 5 MIN ONE MAN BRING MEDICAL SLIP. I WAS THE SECOND CANDIDATE IN 10 STUDENT WHO GOT MEDICAL SLIP. THAT DAY ONLY 2 PEOPLE SELECT. I DON'T KNOW I WILL SELECT IN FINAL MERIT LIST OR NOT....BUT IT WAS GREAT EXP. TO BELIEVE MYSELF THAT I AM LITTLE GOOD IN TECHNICAL SOUND. IT CHANGE MY WIVE IN OTHER COMPLEX IN FUTURE. THANKSS VICKY SIR. tension nahe lene kA APUN HAI NA - Mar 31, 2010 hi my interview was on 8th july last year first they asked where i have done my project,i told ECIL then one of them started asking about the project he knows all about the project as he was also involved in it from BARC.he started with little easier questions and increased the toughness. then they asked me about my favorite subject i told 1)analog 2)digital 3)control sys 4)comm. 5)microcontrollers.they asked about op-amps then into transistors and then with both of them. one question i remember he asked me to "draw open loop gain with frequency curve of op-amp ".then a series of questions. then onto digital draw a shift register convert that shift register into an asynchronous counter convert a d-flip flop to a t-flip flop without using any gate then onto TTL family the voltage levels of various families o/p of a ttl inveter when 1v is applied (not logic 1 but 1v) why ecl is the fastest ? control sys. what is open loop and closed loop? why is closed loop preferred to open? in a ce amp. what is the feedback? how Re is the feedback and what is the advantage? tell any one position sensor draw a position and velocity control sys where do we use controllers and why? and some more on micro waves this lasted 4 1hr i never heard some questions before or even thought of them all surprises 4 me ak ...... - Jun 25, 2010 This is my second time I dont know exactly where I went wrong this time.But after the interview I clearly got the sign that I wont get in. I was the first went inside and the interview board was very friendly.There were 6 of them.and asked me to write my 5 preferred subjects in order...I wrote opamps,network theory,digital,analog,8085 uP... first question from digital:how to make a voting system such that a maximum of 1000 voters are there and at the end of the voting the system should indicate who won among the two candidates. I proposed two separate counters and a substractor with a logic block ....actually they made me do all this by asking several sub questions....and they asked where to connect the buzzer for voting.....I answered in several ways but I couldnt give what they want... then they give me a circuit involving a voltage source,some resistors in parallel and series and then an ammeeter connected in parallel to some resistors and asked me the ammeeter reading.I answered correctly. Then started the problems.they asked me what are the stages of an opamp but i couldnt recollect...i said differential amplifier,ce,cb,cc and lost my point there..... and atlast they asked me to build the voting system using 8085 up...just draw the hardware.....But for my wonder I couldnt even recollect the pins of 8085 and utterly failed when they asked abt control signals and all.... my interview lasted for 1 hour. best of luck for you all....they will help you a lot ...try to get the clues correctly from them and apply in the problem given.... lets try...... and hope for the best - Jul 1, 2010 Helllo frds My i/v was on 22nd june. there were 6 people in my panel.... 1st they asked me my prefrence subjects. I wrote network,electronics,digital,signals,controls they asked me following qns. 1)if in a room we have to maintain temp. b/w 25 to 28 degree centegrate. means for less than 25 the heater should be on automatically and for more than 28 the ac should be on.so make a ckt for this. 2)gave me various circuits and have to find the vout waveform if input is A.C. 3)was asked theoritical qns. in optical communication. 4)About the duality concept and it basic blocks. and many more similar qns. overall i/v was good.it went for 1.5 hr. it was a discussion rather than a i/v. they gives u lots of hints and u have to just catch those hints and give the ans. they are checking ur analysis part rather than ur theoritical knowledge. You just need to be confident.....best of luck all of u..... Phani sriram - Jun 3, 2011 OCES -2011 INTERVIEW EXPERIENCE (ECE) Ok folks.. attended BARC interview on 31 May 2011. Time slot given : Afternoon 4 PM Number of Panel Members :- 6 Here goes the interview :PM1:- Passout of 2007, what were you doing after that ?? A:- Joined IT industry PM1 Then why did you left? A:- I want to work in core field PM1:- Then why join IT A:-They have told me that they will give core profile since they have got one in Railway signaling system. But since they haven’t provided any such profile; I resigned and given GATE to pursue M.Tech ( It was here that I think there was some mis communication ; a very bad one that may have costed me my interview..one of panel members was conviced that I had worked in Signalling industry and started asking industry components as we will see later….) PM1:- So it appear you are interested in signal; so we will ask signals and systems whether you like it or not? So applied for M.Tech? A:- Yes IIT-B(RA); DIAT Pune PM1:- Write your subjectcs of interest A:- EDC; Network; Digital; Control; Anolog (In the mean while when I was writing the subjects PM1: So have you ever thought of enterprenurship; setting up a company and taking the signal system orders from railways; and if IT is paying so much it is very less as compa red to BARC…and you ppl know how we answer such questions …) PM2:- Ok write TF of PID controller and apply it to plant process A:- I drawn a generic plant with H(S) as feedback path PM2:- Do we require H(S) in PID controlled control system A:- I said it should provide a feedback to give error signal to controller PM1:- But we should have always unity feedback and not H(S). OCES 2011-INTERVIEW EXPERIENCE (ECE) Contd PM1:- then why use proportional A:- To remove drawbacks of I and D PM2: Why not use only proportional A:- Bcoz it produces an offset error PM1:- Draw that offset error PM4:- Draw an intergral contooler A:- Drawn op-amp with negative feedback PM5:- Say in IT banking industry you must have come across large numbers that u need to store; how will store that numbers A:- I said in mainframes we store them in memories. PM3: Say we have a number 1.00123456788 how will we store. A:- I don’t know but I can write a cobol program PM5:- Then write it A:- I wrote the syntax PM5:- How in Double floating precision format A:- I said I am not aware PM3:- Write the number in EBCDIC format or have you heard of IEEE standard A:- I said we haven’t dealt such formatting of numbers as we were more of language coders. PM2:- Draw an opamp with gain of 10 A:- I have drawn inverting opamp PM3:- We want a positive gain A:- I have drawn non-inverting opamp PM2:- Derive the gain equation:Used virtual ground concept and explained that since there is virtual ground there is no current flowing thro Op-amp. PM3:- Then where is the closed path for current through flow in op-amp A:- not able to answer PM4:- Now if we remove the ideal op-amp of gain infinity and put another opamp of gain 100 ; what will be the change in output A:- Once the op-amp is connected in feedback mode the output is controlled by feedback elements hance the open loop gain of op-amp will not have any effect on output. PM1:- Gave couple of network questions A:- Which were pretty straight forward and I answered them both. PM1:- U can leave now PM2:- Before leaving one more question; which controller is likely to get unstable in long run; Digital or analog A:- I said Analog Ok Thank you My Experience and Views:you can guage the mistakes that i may or may not have done from above interview. But I think that I was not asked any simple or basic questions as the basics that they have asked me were answered by me as i have prepared for basics in all the five subjects that i mentioned and were thorough in it. But Digital realisation of controllers was my first question which i havent heard or learnt before ; so lost my plot there (and signals and systems; gosh i havent even revised the subject for quite some time) At the end I was satisfied with my performance as at the end of the inetrview i was atleast able to realise the digital PID controller But wasnt happy with end result( obviously as i was not selected) Out of 27 candidates they have given Provisional letter to one candidate ( as he was a genius..i know him becoz he was my room..he had actually said Engg Maths as one of his favourite subjects..so he deserved it and with the clarity that he had over the subjects he was very deserving of all.) Though they are saying that final list will get released on 17 June; but I am not hopeful..mostly becoz i am practical and i expect BARC to find 30 ppl from 400 candidates in the inetrviews itself..so whosoever r getting the slip ..congrats to them..for rest of the folks take a valuable experience frm interview and njoy the hospitality of BARC :) And thanks to all the ppl in this forum as this has really helped me to know the pattern on interview and prepare well for the D-day. Guess It was not my day it..else the result would have been different. Oh and forgot..interview lasted 1 hr 10 mins.. actually thy wanted to play with more but since i had got an evening slot and thy wanted to interviw some more candidates..thy let me go..else i was sure thy would have dragged for 2 hours till i completly reliased the Digital PID tht they want
Copyright © 2024 DOKUMEN.SITE Inc.